

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION NO.		
09/667,559	09/22/2000	Noboru Matsuda	197226US-2TTC	9685	
1940 DUKE ST	OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314		EXAMINER FARAHANI, DANA		
			ART UNIT	PAPER NUMBER	
		2814	<u>.</u>		
			DATE MAILED: 01/15/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)				
•		09/667,559)	MATSUDA ET AL.	,			
Office Action Summary		Examiner		Art Unit				
		Dana Fara	hani	2814				
	e MAILING DATE of this communica	ation appears on the	cover sheet with the	correspondence address				
Period for Re	• •			I(C) EDOM				
THE MAIL - Extensions after SIX (6 - If the perioder of Failure to result of the perioder of	ENED STATUTORY PERIOD FOILING DATE OF THIS COMMUNIC, of time may be available under the provisions of MONTHS from the mailing date of this community for reply specified above is less than thirty (30) of for reply is specified above, the maximum statuely within the set or extended period for reply with each term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no ever ilication. days, a reply within the statut tory period will apply and will ll by statute, cause the applic	t, however, may a reply be ory minimum of thirty (30) d expire SIX (6) MONTHS fro ation to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communi IED (35 U.S.C. § 133).	cation.			
1)⊠ Re	sponsive to communication(s) filed	d on <u>04 November 2</u> 0	<u> 202</u> .					
• •		o) ☐ This action is r						
3) <u> </u>	nce this application is in condition f	or allowance except	for formal matters,	prosecution as to the me	rits is			
Disposition of	sed in accordance with the practic of Claims	e under <i>Ex parte Qu</i>	<i>ayle</i> , 1935 C.D. 11,	453 O.G. 213.				
, —	im(s) <u>1-21</u> is/are pending in the ap							
4a)	Of the above claim(s) is/are	withdrawn from con	sideration.					
5) <u></u> Cla	im(s) is/are allowed.							
6)⊠ Cla	im(s) <u>1-21</u> is/are rejected.							
,	im(s) is/are objected to.							
	im(s) are subject to restriction	on and/or election re	quirement.					
Application		F						
, 	specification is objected to by the		ahia ataut ta bu tha Ex	raminor				
	drawing(s) filed on is/are: a							
	oplicant may not request that any object proposed drawing correction filed							
<i>,</i> —	-							
If approved, corrected drawings are required in reply to this Office action. 12) The oath or declaration is objected to by the Examiner.								
,	er 35 U.S.C. §§ 119 and 120	.,						
-	knowledgment is made of a claim f	or foreign priority und	der 35 U.S.C. § 119	(a)-(d) or (f).				
	II b) Some * c) None of:	or recognification						
•		ocuments have beer	n received.					
	 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 							
3.[3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
	the attached detailed Office action to be a claim for				lication)			
	The translation of the foreign lang							
15) <u></u> Ack	nowledgment is made of a claim fo	r domestic priority ur	nder 35 U.S.C. §§ 1	20 and/or 121.				
Attachment(s)				(DTO 440) D N-/-)				
2) Notice of	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PT on Disclosure Statement(s) (PTO-1449) Pa			ary (PTO-413) Paper No(s) al Patent Application (PTO-152				

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 3, 4, 6, 7, 9, 11, 13-15, and 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Shimizu (U.S. 4,663,644), previously cited.

Regarding claim 3, the device in figure 10 comprises a first gate electrode group (middle electrodes) having a plurality of gate electrodes 23 formed on a semiconductor substrate to be away from each other at first equal spacings; a source contact portion 32 formed separated from the first gate electrode group to be away from the first gate electrode groups at a second spacing; and source regions 27 for electrically interconnecting the first gate electrode group and the source contact, wherein the source regions are connected to each other at one end of the first gate electrode group, and separated from each other at the other end of the first gate electrode group.

Regarding claim 4, the semiconductor device in figure 10 comprises a first gate electrode group between other two groups having a plurality of gate electrodes 23 formed on a semiconductor substrate to be away from each other at first equal spacings; a second gate electrode group at the right hand side of the first group having a plurality of gate electrodes 23 formed on the semiconductor substrate to be away from each other at the first equal spacings: a source contact portion 32 between the first and

Art Unit: 2814

second gate electrode groups to be away from the first and second gate electrode groups at a second spacing; and source regions 27 for electrically interconnecting the first gate electrode group and the source contact, wherein the source regions are connected to each other at one end of the first gate electrode group, and separated from each other at the other end of the first gate electrode group.

Regarding claim 6, the gate electrode groups are formed in trench structures.

Regarding claim 7, each of the source regions is a diffused layer formed on the semiconductor substrate.

Regarding claim 9, there is a source electrode 33 on the semiconductor substrate, wherein the source contact portion is an electrode drawn from the source electrode.

Regarding claims 11 and 13, the semiconductor device in figure 10 comprises a first gate electrode group, between the other two groups, having a plurality of gate electrodes 23 formed on a semiconductor substrate to be away from each other at first equal spacing; a second gate electrode group to the right of the first group having a plurality of gate electrodes 23 on the semiconductor substrate to be away from each other at the first equal spacing; a third gate electrode group to the left of the first group having a plurality of gate electrodes 23 formed on the substrate to be away from each other at the first equal spacing; a first source contact portion 32 formed between the first and second gate electrode groups to be away from the first and second gate electrode groups at a second spacing; a second source contact portion 32 formed between the second and third gate electrode groups to be away from one selected from the second

Art Unit: 2814

and third gate electrode groups at the second spacing; first source regions 27 which electrically interconnect the first gate electrode group and the first source contact portion; and second source regions which electrically interconnect the second gate electrode group and the second source contact, wherein the first source regions are connected to each other at one end of the first gate electrode group and are separated from each other at the other end of the first gate electrode group, and the second source regions are connected to each other at one end of the second gate electrode group and are separated from each other at the other end of the second gate electrode group and are separated from each other at the other end of the second gate electrode group.

Regarding claim 14, the first and second gate electrode groups are formed in trench structures.

Regarding claim 15, each of the first and second source regions is a diffused layer formed on the semiconductor substrate.

Regarding claim 17, each of the first and second source contact portions is an electrode drawn from a source electrode 33, and these portions are connected to each other.

Regarding claim 18, all the gate electrodes of the first and second gate electrode groups are used as gates for MOS transistors.

Regarding claim 19, the second source regions are connected to each other at one end of the second gate electrode group, and separated from each other at the other end of the second gate electrode group.

Regarding claim 20, the second spacing is greater than the first spacing.

37 559 Page 5

Application/Control Number: 09/667,559

Art Unit: 2814

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 5, 8, 10, 12, and 16 are rejected under 35 U.S.C. 103(a) as being

unpatentable over Shimizu in view of Bergemont et al., hereinafter Bergemont (U.S.

Patent 5,889,700), newly cited.

Shimizu discloses the claimed invention, as discussed above, except for the

gates in the group being connected to each other, and the gates of the groups being

connected to each other, also.

Bergemont discloses at column 2, lines 39-51, that gates of transistor elements

in a memory array is connected to a common word line. Therefore, it would have been

obvious to one of ordinary skill in the art at the time the invention was made to connect

all the gates to each other in order to be able to use the transistor structure of Shimizu

in a memory array.

Response to Arguments

5. Applicant's arguments filed on 11/4/02 have been fully considered but they are

not persuasive.

Art Unit: 2814

Applicants primarily argue that "Shimizu does not disclose or suggest that the source regions are connected to each other at one end of the first gate electrode group, and separated from each other at the other end of the first gate electrode group" as claim 4 recites. Claim 4 recites, among other things, "...source regions for electrically interconnecting the first gate electrode group and the source contact, wherein the source regions are connected to each other at one end of the first gate electrode group, and separated from each other at the other end of the first gate electrode group." As can be seen in figure 10 of Shimizu, there are source regions 27, which connect, via electrode 33, the first and second gate electrode groups (the group in the middle of the three gate electrode groups shown in the figure, and the group to its right, respectively); and wherein the source regions are connected to each other at one end of the first gate electrode group (that is at the right hand end of the first gate electrode group), and separated from each other at the other end (left) of the gate electrode group. Note that the source regions are connected via 33.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Application/Control Number: 09/667,559 Page 7

Art Unit: 2814

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (703)305-1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703)308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9318 for regular communications and (703)872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Dana Farahani January 8, 2003

SUPERVISORY PRIMARY EXAMINER TECHNOLOGY CENTER 2800